

a load balancing bus signal buffer to further couple the graphics device to the graphics bus, the load balancing bus signal buffer to provide load balancing on the graphics bus when a second graphics device is installed.

2. (Amended) The apparatus of claim 1, wherein the graphics bus is an accelerated graphics port (AGP) bus.

3. (Amended) The apparatus of claim 2, wherein the graphics device is an AGP 2X device.

4. (Amended) The apparatus of claim 3, wherein the upgrade graphics device is an AGP 4X device.

5. (Amended) The apparatus of claim 4, the load balancing bus signal buffer to provide load balancing for a first address/data bus strobe compliment signal on the AGP bus.

6. (Amended) The apparatus of claim 4, the load balancing bus signal buffer to provide load balancing for a second address/data bus strobe compliment signal on the AGP bus.

7. (Amended) The apparatus of claim 4, the load balancing bus signal buffer to provide load balancing for a sideband strobe compliment signal on the AGP bus.

8. (Amended) An apparatus, comprising:
a graphics bus;

*SUBC1
a/c
cont*

a graphics device coupled to the graphics bus, the graphics device including

- a bus interface unit including a plurality of bus signal buffers to couple the graphics device to the graphics bus, and
- a load balancing bus signal buffer to further couple the graphics device to the graphics bus, the load balancing bus signal buffer to provide load balancing on the graphics bus when a second graphics device is installed; and
- a second graphics device connector to receive a second graphics device, the second graphics device connector to couple the second graphics device to the graphics bus.

9. (Amended) The apparatus of claim 8, wherein the graphics bus is an accelerated graphics port (AGP) bus.

10. (Amended) The apparatus of claim 9, wherein the graphics device is an AGP 2X device.

11. (Amended) The apparatus of claim 10, the upgrade graphics device connector to receive an AGP 4X device.

12. (Amended) The apparatus of claim 11, the load balancing bus signal buffer to provide load balancing for a first address/data bus strobe complement signal on the AGP bus.

13. (Amended) The apparatus of claim 11, the load balancing bus signal buffer to provide load balancing for a second address/data bus strobe compliment signal on the AGP bus.

14. (Amended) The apparatus of claim 11, the load balancing bus signal buffer to provide load balancing for a sideband strobe compliment signal on the AGP bus.

15. (Amended) A method, comprising:

coupling a graphics device to a graphics bus, the graphics device including a plurality of bus signal buffers to couple the graphics device to the graphics bus; and

providing a load balancing bus signal buffer to further couple the graphics device to the graphics bus, the load balancing bus signal buffer to provide load balancing on the graphics bus when an upgrade graphics device is installed.

16. (Amended) The method of claim 15, wherein providing a load balancing bus signal buffer includes the step of providing a load balancing bus signal buffer for an address/data bus strobe compliment signal on an accelerated graphics port (AGP) bus.

17. (Amended) The method of claim 15, wherein providing a load balancing bus signal buffer includes the step of providing a load balancing bus signal buffer for a sideband strobe compliment signal on an AGP bus.